



PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Seon Ho HAN et al

Serial No.: 10/572.901

Group Art Unit:

Filed: March 21, 2006

Examiner:

For: Voltage Controlled Digital Analog Oscillator and Frequency Synthesizer Using the Same

Certification under 37 CFR 1.8(a)

I hereby certify that this paper (along with any paper referred to as being attached or enclosed) is being deposited with The United States Postal Septice with sufficient postage as first class mail in an envelope addressed to The Commissioner for Patents,

P.O. Box 1450 Alexandria, VA 22313-1450 on May 23, 2006.

W. William Park, Reg. No. 55,523

The Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

TRANSMITTAL OF INFORMATION DISCLOSURE STATEMENT (IDS) WITHIN THREE MONTHS OF FILING OR BEFORE MAILING OF FIRST OFFICE ACTION

The information disclosure statement submitted herewith is being filed within three months of the filing date of the application or date of entry into the national stage of an international application or before the mailing date of the first Office Action on the merits, whichever event occurs last 37 CFR 1.97(b).

No fee is believed to be required in view of the above. However, if this is not the case, the Commissioner is authorized to charge out Deposit Acopunt No. 12-0400 for any required fees.

Date: May 23, 2006

W/William Park, Reg. No. 55,523 Ladas & Parry

Ľadas & Parry 224 South Michigan Avenue

Chicago Illinois 60604 Tel. No. (312) 427-1300



PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Seon Ho HAN et al

...

Group Art Unit:

Serial No.: 10/572,901 Filed: March 21, 2006

Examiner:

For: Voltage Controlled Digital Analog Oscillator and Frequency Synthesizer Using the Same

Certification under 37 CFR 1.8(a)

I hereby certify that this paper (along with any paper referred to as being attached or enclosed) is being deposited with The United States Postal Service with sufficient postage as first class mail in an envelope addressed to The Commissioner for Patents,

P.O. Box 1450 Alexandria, VA 22313-1450 on May 23, 2008

W. William Park, Reg. No. 55,523

The Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT (IDS)

Applicant submits herewith patents, publications or other information of which Applicant is aware, which may be material to the examination of this application and in respect of which there may be a duty to disclose under 37 CFR 1.56.

No paper copies of the U.S. patent references identified in this IDS, if any, are submitted herewith as they are no longer required by the USPTO rules. Only the copies of foreign patent and/or other relevant publication references are submitted herewith.

The filing of this information disclosure statement shall not be construed as a representation that a search has been made (37 CFR 1.97(g)), an admission that the information cited is, or is considered to be, material to patentability or that no other material information exists.

The filing of this information disclosure statement shall not be construed as an admission against interest in any manner. Notice of January 9, 1992, 1135 O.G. 13-25, at 25

The references submitted herein are listed on PTO-1449 form (modified) enclosed herewith. A copy of each reference listed is being furnished except any duplicate or cumulative patents or publications specified otherwise.

A translation of any foreign language reference, if any, is indicated in PTO-1449 form and being submitted herein if it is readily available. Otherwise it should be construed that such translation is not readily available.

Also submitted herein is a copy of the International Search Report which satisfies the requirement for a translation or concise explanation of any non-English reference cited therein, as provided in MPEP \$609 A(3).

The Statement is made on the basis of the information:

_X supplied by an individual associated with the filing and prosecution of this application (37 CFR 1.56(c));

X cited in a corresponding PCT application (enclosed herein is the International Search Report).

Respectfully submitted

Date: May 23 , 2006

W/William Park, Reg. No. 55,523

Lagas & Parry 224 South Michigan Avenue Chicago Illinois 60604 Tel. No. (312) 427-1300



FORM PTO-1449	ATTY, DOCKET NO. CU-4701	SERIAL NO. 10/572,901
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Seon Ho HAN et al	
(37 CFR 1.98(b))	March 21, 2006	GROUP

U.S. PATENT DOCUMENTS

EXAMPLE INITIAL	Р	ATI	EN"	ΤN	UM	BE	R	ISSUE DATE	PATENTEE	CLAS S	SUB- CLAS S	FILING DATE IF APPROPRIATE
/AK/	5	1	7	9	3	5	9	01/12/93	McLeod	***************************************		
/AK/	5	7	3	9	7	3	0	04/14/98	Rotzoll			
/AK/	6	0	2	8	4	8	8	02/22/00	Landman et al			
/AK/	6	1	3	7	3	7	2	10/24/00	Welland	-		
/AK/	6	5	9	7	2	4	9	07/22/03	Chien et al			
		Г	Г	Г	П							
		Г	Г	Г								
		Г			П							
			1									
					П							
		Г		\vdash								

FOREIGN PATENT OR PUBLISHED FOREIGN PATENT APPLICATION

EXAMINER INITIAL		D	ocı	JME	NT	NUI	иве	R	PUBLICATION DATE	COUNTRY OR PATENT OFFICE	CLASS	CLASS	TRANS YES	LATION I NO
/AK/	2002	0	0	6	9	6	8	5	09/05/02	Korea				
		Г		Г	Г									
		Г				Т								
		\vdash	$\overline{}$			_	П							

OTHER DOCUMENTS (Including Author, Title, Date, Place of publication)

/AK/			Chi-Wa Lo et al, "A 1.5-V 900-MHz Monolithic CMOS Fast-Switching Frequency				
/////	1 1		Synthesizer for Wireless Applications," 2000 Symposium on VLSI Circuits Digest				
	1		of Technical Papers, pp. 238-241				
/AK/			Frank Herzel et al, "An Integrated CMOS PLL for Low-Jitter Applications," IEEE				
/AIV			Transactions on Circuits and Systems—II: Analog and Digital Signal				
		- 1	Processing, Vol. 49, No. 6, June 2002, pp. 427-429				
10121	/AK/ Date	$\overline{}$	Tsung-Hsien Lin et al, "A 900MHz, 2.5mA CMOS Frequency Synthesizer with an				
			Automatic SC Tuning Loop," Electrical Engineering Department, University of				
	Unkr	30M	California, Los Angeles CA 90095-1594, pp. 375-378				
			Yido Koo et al, "A Fully-Integrated CMOS Frequency Synthesizer with Charge-				
/AK/		1	Averaging Charge Pump and Dual-Path Loop Filter for PCS- and Cellular-CDMA				
1		- 1	Wireless Systems," 2001 Symposium on VLSI Circuits Digest of Technical				
			Papers, pp. 43-46				
EXAMINE	R /0-	ندا د د	Kinkead/ DATE CONSIDERED				
	/AI	HOIO	Kirikead/				

EXAMINER: Initial citation considered. Draw line through citation if not In conformance and not considered. Include copy of this form with next communication to applicant.

(Form PTO-1449) 5·23-06